1 Introduction
EAST (Experimental Advanced Superconducting Tokamak), a national fusion project in China, is the first tokamak to employ superconducting toroidal and poloidal magnets. The ion cyclotron wave resonance heating (ICRH) system is among the most powerful heating tools and is also used to control the spatial distribution of some important plasma parameters [1,2]. Theoretical calculations and experimental studies show that the ICRH antenna has a better heating effect and produces relatively few impurities when operated in the dipole phase. In addition, the antenna can drive current by inducing an asymmetric spectrum in the monopole phase [3,4]. Therefore, measurement and precise control of the antenna phase are of great significance for the study of ion cyclotron heating and current drive. If the phase of the antenna cannot be accurately measured and controlled, it would cause power imbalance between the antenna straps and affect the wave coupling efficiency.
During the EAST 2016 spring campaign, eight 1.5 MW ICRH transmitters were installed to feed two ICRH antennas at frequencies of 35 and 34 MHz, respectively. Four of the transmitters powered the B-port antenna, and the other four powered the I-port antenna; they were distributed as shown in Fig.1. The phases of the relative generator, φ2, φ3, φ4, φ6, φ7, andφ8, were set such that the inner strap voltage phase differences were
-201802/1001-8042-29-02-003/alternativeImage/1001-8042-29-02-003-F001.jpg)
A QNX OS-based phase control system has been implemented in the Lower Hybrid Current Drive (LHCD) system [7,8]. Time resolution and feedback control take 2 ms. The LHCD phase control system can provide us with experience. In previous experiments on the ICRH system, in which we manually set the control signal to adjust the actual injected power and phase to the needed values, the control signals were held constant during a discharge and thus led to random variation of the injected power and phase. Therefore, implementation of a power and phase feedback control system is critically needed for stable ion cyclotron range of frequency (ICRF) operation. Briefly, our main objective in this paper is to establish a real-time data acquisition and feedback control system for the power and phase.
2 System overview
There are eight sets of transmission networks in the EAST ICRH system, each of which includes a radio frequency (RF) transmitter, an impedance-matching network, decouplers, transmission lines, and antennas [9]. The system for feedback control of the power and phase performs an important task and includes phase and power detection modules, an acquisition module, and a feedback control module. The main functions are implemented on two circuit boards based on field-programmable gate arrays (FPGAs). One processor board acquires the phase and power signals. The other control board communicates with the host personal computer (PC) and fulfills the provides feedback control of the power and phase.
Directional couplers are mounted on the lines near the last- stage amplifiers to measure the peak voltage of the incident wave. The power of the incident wave can be calculated from the peak voltage [10–12]. The phase difference between the current straps is converted to an analog signal by the phase detector and then sent to the data acquisition module through a signal conditioning circuit. The actual values of the phase and power are calculated in the FPGA chip. Another FPGA completes the feedback control algorithm and sends the power and phase data to the host computer through a USB interface for display and storage. The digital control signal is converted to an analog signal by a digital-to-analog converter (DAC) and then sent to the voltage-controlled connectors of the generator. This entire system can perform closed-loop feedback control of the phase and power. A schematic view of the feedback system is provided in Fig.2.
-201802/1001-8042-29-02-003/alternativeImage/1001-8042-29-02-003-F002.jpg)
3 Design of the feedback control system
3.1 Detection of power and phase signals
The amplitude and phase are two of the fundamental properties of the RF wave. The amplitude and phase difference between two RF signals are measured using a peak detector and phase detector, respectively. The RF amplitude is converted into a direct current (DC) signal using a peak-type diode detector and a resistor–capacitor low-pass filter, as shown schematically in Fig.3. The phase difference between both RF signals is converted into a DC signal through a phase detector, consisting mainly of a digital phase-frequency detector (HMC439). The previous phase detector consisted of two AD8302 gain and phase detector chips. Two AD8302 chips were used because of the limited measuring range (180°); to detect the phase difference in a range of 0°–360°, one phase of the RF signal was shifted by 90°. Additionally, the AD8302 chip exhibited serious nonlinearity at the top and bottom of the characteristic curve, which introduced errors into the measurement result [13,14]. In contrast, only one HMC439 chip needs to be used in the new phase detector design. The new phase detector has a wider measurement range (up to 720°) and ultralow phase noise. Moreover, it has good linearity, which makes the subsequent data processing more convenient.
-201802/1001-8042-29-02-003/alternativeImage/1001-8042-29-02-003-F003.jpg)
The RF signals enter the analog chip (HMC439) through band pass filters and are converted into two square wave signals corresponding to the phase difference. Then the square wave is converted into a single-ended DC signal by a loop filter. The precision of the phase detector is less than 0.5°. The phase detector has a 720° range and an 8 µs response time. The characteristic curve of the phase detector is shown in Fig.4.
-201802/1001-8042-29-02-003/alternativeImage/1001-8042-29-02-003-F004.jpg)
3.2 Signal conditioning and acquisition
The main function is realized on two circuit boards, the acquisition board and the feedback control board. The acquisition board converts the analog power and phase signals from the power and phase detectors to digital signals. It consists of 24 input channels. Each acquisition channel has a second-order low-pass filter. The weak signal is amplified by using an operational amplifier (AD8031), with a bias to adjust the input voltage to the range of the analog-to-digital converter (ADC). Through the filters and amplification stages, the analog signals are digitized by means of low-voltage differential signaling (LVDS) by the ADC (ADS5270) with 12-bit resolution at a 40 MHz sampling rate [15].
The FPGA chip on the acquisition board de-serializes the LVDS inputs from the ADC and calculates the real-time values of the power and phase using cubic curve fitting and linear fitting, respectively. It also controls the time sequence of the ADCs and supplies the clock signal by a phase-locked loop. Finally, the power and phase data are transmitted to the feedback control board by the serial peripheral interface (SPI).
3.3 Feedback control of power and phase
The feedback control board can complete both downlinks and uplinks with the control PC and is responsible for calculating the power and phase feedback control through an Altera Cyclone IV FPGA. The feedback control data is converted to analog signals by the DAC (TLV5630) with 12-bit resolution at a 1 MHz conversion rate, which serves as input for the phase voltage control port of the signal source and the electronic attenuator, respectively. The process of acquisition and control is triggered on the rising edge of a signal given by the central control room. A USB controller (CY7C68013 USB micro-controller) is installed on the main board to facilitate data transfer between the feedback control board and the host PC. In addition to acquiring the received data on the PC for display and storage, it is used to receive the control parameters that are set by the software on the host computer. The main processor on the feedback control board is also an FPGA chip. There are several advantages in using an FPGA, mainly because of its enormous real-time data processing capability. Data can be processed using the embedded digital signal processing blocks available in the FPGA, which can work in parallel to process large amounts of data [16,17]. A block diagram of the feedback control board is shown in Fig.5.
-201802/1001-8042-29-02-003/alternativeImage/1001-8042-29-02-003-F005.jpg)
Three modes are used to control the power and phase of the ICRH system: scanning mode, fixed mode, and feedback mode. In scanning mode, the phase or power varies from the minimum to the maximum with changes in the control voltage. Thus, we can determine which phase we want to heat the plasma most effectively. The power scanning mode is used only for test purposes; it cannot be used for plasma heating. In fixed mode, the control voltage is a constant, even if the power and phase are unsteady because of plasma impedance variations. Feedback mode is the main working mode for operation; the power and phase values can be controlled as needed even during a fast load vibration discharge.
Because the feedback control algorithms for the power and phase are similar, we talk only about the power control rules, which are basically the same as those for phase control. When the control system works in feedback mode, the power error can be calculated using the reference and sampling values. If the absolute error of the power is less than 1 kW, the output control signal remains unchanged. Otherwise, the feedback control signal can be either increased or decreased, depending on the type of error (increased if it is positive, decreased if it is negative). Six levels of control are possible according to the interval in which the error value lies: below −50 kW, between −50 and −15 kW, between −15 and 0 kW, between 0 and 15 kW, between 15 and 15 kW, and above 50 kW. Thus, the system not only improves the feedback speed but also reduces the overshoot. One period of feedback control takes less than 20 µs with a 40 MHz sampling bandwidth, 10 Mbps transmission rate of the SPI protocol, and high-speed hardware processing by the FPGAs. A flow chart of the feedback power control program is shown in Fig.6.
-201802/1001-8042-29-02-003/alternativeImage/1001-8042-29-02-003-F006.jpg)
The impedance-matching network and decouplers in the ICRH system are designed for a fixed frequency. A large standing wave ratio will result in automatic protection of the system owing to the impedance mismatch, as shown in Fig.7. The frequency of the phase modulation signal is the derivative of the displacement with respect to time:
-201802/1001-8042-29-02-003/alternativeImage/1001-8042-29-02-003-F007.jpg)
where
4 Experimental results
The power and phase feedback control system was tested using a matched dummy load and was applied to the plasma condition. Fig.8 shows the phase difference between straps 7 and 6 in scanning mode with the matched dummy load. We see that the phase difference changes linearly with the control signal.
-201802/1001-8042-29-02-003/alternativeImage/1001-8042-29-02-003-F008.jpg)
As shown in Fig.8, the phase difference (Δφ) between straps 7 and 5 of the B-port antenna was set in 30° steps. The phase error was less than 5° with the application of feedback control mode. Plasma was heated for 1.3 s, and it took another 0.3 s for the ICRF system to receive and react to the information. To ensure the integrity of the data collected, the acquisition always continued for slightly longer than the heating time lap. These delays were responsible for the fluctuations on both sides of Fig.9.
-201802/1001-8042-29-02-003/alternativeImage/1001-8042-29-02-003-F009.jpg)
To investigate the relationship between the coupling coefficient and the antenna phasing, a series of experiments was performed on the I-port antenna. The loading reflection coefficient is
where
Fig.10 shows the impedance of the I-port antenna during operation in different phases. The result shows that the I-port antenna has the maximum coupling impedance at the (0, 1/2π, π, 3/2π) phases and thus exhibits the best coupling coefficient.
-201802/1001-8042-29-02-003/alternativeImage/1001-8042-29-02-003-F010.jpg)
From the control PC, we can set the RF amplitude of the wave. There are eight electronic attenuators, one for each RF source. The voltage-controlled value of the electronic attenuators can be set between 0 and 4 V. Fig.11 shows the results of power scans for different input values from the control PC. These results can be used to calibrate the voltage. After calibration, the power can be controlled directly from the control PC. Four different values of the RF amplitude were set up for powers in the following intervals: 0–100 kW, 0–500 kW, 0–1 MW, and 0–1.5 MW.
-201802/1001-8042-29-02-003/alternativeImage/1001-8042-29-02-003-F011.jpg)
To verify the effectiveness of the feedback controller, transmitters 2 and 3 were set to fixed mode and feedback control mode, respectively. Fig.12 shows typical control curves for shot 55356 with the plasma load. The control voltage of generator 2 was set to a fixed value, and the power exhibited large fluctuations between 200 and 280 kW caused by changes in the plasma load. In contrast, transmitter 3 operated in feedback control mode, and the power was set to 200 kW on the host software. The result shows that the output power remained constant at 200 kW.
-201802/1001-8042-29-02-003/alternativeImage/1001-8042-29-02-003-F012.jpg)
5 Conclusion
Feedback control systems for both the power and phase were successfully implemented on the ICRH system of EAST. The system is composed of power and phase detection modules, an acquisition module, and a feedback control module. Phase detectors and power detectors were used to measure the phase difference and RF amplitude, respectively. Real-time calculation and feedback algorithms were executed by FPGA chips. The feedback control system could quickly and accurately control the power and phase at the required set values.
Progress of the EAST Project in China
, thePerformance of the ITER ICRH system as expected from TOPICA and ANTITER II Modelling
. Nucl. Fusion. 50, 02502 (2010). doi: 10.1088/0029-5515/50/2/025026A power compensation system for phased operation of the JET A2 antenna arrays
, thePower Compensation for ICRF Heating in EAST
. Plasma. Sci. Technol. 18, 870-874 (2016). doi: 10.1088/1009-0630/18/8/14Results of ICRF Heating Experiments from the EAST 2010 Campaign
. Plasma. Sci. Technol. 17, 188-190 (2015). doi: 10.1088/1009-0630/17/3/03The Design of LHCD Phase Control System Based on QNX Operating System
.QNX (2017)
, https://en.wikipedia.org/wiki/QNX. AccessedHigh Power RF Transmitters for ICRF Applications on EAST
. Plasma. Sci. Technol. 15(3), 261-265 (2013). doi: 10.1088/1009-0630/15/3/14Measuring Peak-to-Peak Output Voltage: Magna-Power Electronics shares its method
. IEEE Trans. Power Electron. 1(2), 18-19 (2014). doi: 10.1109/MPEL.2014.2312276Amplitude (2017)
, https://en.wikipedia.org/wiki/Amplitude. AccessedA new B-dot probe-based diagnostic for amplitude, polarization, and wavenumber measurements of ion cyclotron range-of frequency fields on ASDEX Upgrade
. Rev. Sci. Instrum. 86, 115112 (2015). doi: 10.1063/1.4935833The cable phase difference detection of very high frequency(VHF) antenna array based on AD8302
.LF-2.7 GHz RF/IF Gain and Phase Detector
, http://www.analog.com/media/cn/technical-documentation/data-sheets/AD8302.pdf. Accessed8-Channel, 12-Bit, 40MSPS ADC with Serial LVDS Interface
, http://datasheet.octopart.com/ADS5270IPFP-Texas-Instruments-datasheet-142677.pdf. AccessedField-programmable data acquisition and processing channel for optical tomography systems
. Rev. Sci. Instrum. 76, 095109 (2005). doi: 10.1109/TNS.2016.2610142FPGA-based adaptive PID control of a DC motor driver via sliding-mode approach
. Expert. Syst. Appl. 38, 11866-11872 (2011). doi: 10.1016/j.eswa.2011.02.185Transmission line (2017)
, https://en.wikipedia.org/wiki/Transmission_line. AccessedImpedance matching with an adjustable segmented transmission line
. J. Magn. Reson. 199, 104-110 (2009). doi: 10.1016/j.jmr.2009.04.005