纸质出版日期:2021-12,
网络出版日期:2021-12-13,
收稿日期:2021-07-01,
修回日期:2021-10-30,
录用日期:2021-11-01
扫 描 看 全 文
引用本文
Ze He, Shi-Wei Zhao, Tian-Qi Liu, 等. Verification of SEU resistance in 65 nm high-performance SRAM with dual DICE interleaving and EDAC mitigation strategies[J]. Nuclear Science and Techniques, 2021, 32(12):139
Ze He, Shi-Wei Zhao, Tian-Qi Liu, et al. Verification of SEU resistance in 65 nm high-performance SRAM with dual DICE interleaving and EDAC mitigation strategies[J]. Nuclear Science and Techniques, 2021, 32(12):139
Ze He, Shi-Wei Zhao, Tian-Qi Liu, 等. Verification of SEU resistance in 65 nm high-performance SRAM with dual DICE interleaving and EDAC mitigation strategies[J]. Nuclear Science and Techniques, 2021, 32(12):139 DOI: 10.1007/s41365-021-00979-8.
Ze He, Shi-Wei Zhao, Tian-Qi Liu, et al. Verification of SEU resistance in 65 nm high-performance SRAM with dual DICE interleaving and EDAC mitigation strategies[J]. Nuclear Science and Techniques, 2021, 32(12):139 DOI: 10.1007/s41365-021-00979-8.
0
浏览量
1
下载量
0
CSCD
关联资源
相关文章
相关作者
相关机构