Your Location：

Home >

Browse articles >

Implementation and integration of a systematic DBPM calibration with PLL frequency synthesis and FPGA

NUCLEAR ELECTRONICS AND INSTRUMENTATION | Updated：2021-01-20

- Implementation and integration of a systematic DBPM calibration with PLL frequency synthesis and FPGA Cover Article Enhanced Publication
- Nuclear Science and Techniques Vol.25, Issue 2, (2014)
- Affiliations：
  
  Shanghai Institute of Applied Physics, Chinese Academy of Sciences,Shanghai,China,201800;University of Chinese Academy of Sciences,Beijing,China,100049
- Author bio：
- Funds：
- DOI：10.13538/j.1001-8042/nst.25.020401 CLC：
- Published：20 April 2014，
  
  Published Online：20 March 2014，
  
  Received：23 March 2013，
  
  Revised：，
  
  Accepted：26 November 2013
Scan the full text
Cite this article
Xu-Dong SUN, Yong-Bin LENG. Implementation and integration of a systematic DBPM calibration with PLL frequency synthesis and FPGA. [J]. Nuclear Science and Techniques 25(2):020401(2014)
DOI：

Xu-Dong SUN, Yong-Bin LENG. Implementation and integration of a systematic DBPM calibration with PLL frequency synthesis and FPGA. [J]. Nuclear Science and Techniques 25(2):020401(2014) DOI： 10.13538/j.1001-8042/nst.25.020401.

Views

Downloads

CSCD

Alert me when the article has been cited

Submit

Tools

Publicity Resources

An FPGA-based trigger system for CSHINE

Differences in MBUs induced by high-energy and medium-energy heavy ions in 28 nm FPGAs

Design and implementation of power and phase feedback control system for ICRH on EAST

Design of a NIM based DAQ system

Implementation of a cusp-like for real-time digital pulse shaper in nuclear spectrometry

Related Author

Zhi-Gang Xiao

Dong Guo

Yu-Hao Qin

Sheng Xiao

Zhi Qin

Yi-Jie Wang

Fen-Hai Guan

Xin-Yue Diao

Related Institution

School of Nuclear Science and Technology, Lanzhou University

Institute of Modern Physics, Chinese Academy of Science

Department of Physics Tsinghua University

State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau

State Key Laboratory of ASIC and System, Fudan University

⁰

Implementation and integration of a systematic DBPM calibration with PLL frequency synthesis and FPGA Cover Article Enhanced Publication