A real-time online data acquisition system for Dragon-I linear induction accelerator

A real-time online data acquisition system for Dragon-I linear induction accelerator 1 corresp first-author Corresponding author: junwu@mail.ustc.edu.cn; Corresponding author: junwu@mail.ustc.edu.cn; junwu@mail.ustc.edu.cn 1 1 1 corresp zjyin@ustc.edu.cn zjyin@ustc.edu.cn zjyin@ustc.edu.cn State Key Laboratory of Particle Detection and Electronics, and Department of Modern Physics, University of Science and Technology of China, Hefei 230026, China State Key Laboratory of Particle Detection and Electronics, and Department of Modern Physics, University of Science and Technology of China, Hefei 230026, China An extensible high-speed accelerator data acquisition system (ADAS) for the Dragon-I linear induction accelerator (LIA) has been developed. It comprises a VXI crate, a controller, four data acquisition plugins, and a host computer. A digital compensation algorithm is used to compensate for the distortion of high-speed signals arising from long-distance transmission. Compared with the traditional oscilloscope wall, ADAS has significant improvements in system integration, automation and reliability. It achieves unified management of data acquisition and waveform monitoring, and performs excellently with a 107-ps high-accuracy trigger and 32-channel signal monitoring. In this paper, we focus on the system architecture and hardware design of the ADAS, and realization of the trigger and digital compensation algorithm. ADAS LINAC Beam position monitor FPGA 1 Introduction 1 A linear induction accelerator (LIA) accelerates charged particles by utilizing the induced electromotive force produced by magnetic flux change. It has been widely applied in areas of radiography, free electron lasers, high-power microwaves, and heavy ion fusion [ 1 1 , 2 2 ]. The Dragon-I, a new LIA constructed at the Institute of Fluid Physics, Chinese Academy of Engineering Physics, is able to provide 20 MeV2.5 kA electron beams with a pulse width of 70 ns (FWHM) [ 3 3 , 4 4 ]. The accelerator data acquisition system (ADAS), as a key component of Dragon-I, receives output signals from a detector subsystem to provide diagnosis for working conditions of the accelerator and relevant information about beam quality. The detectors include resistive wall, B-Dot and D-Dot [ 5 5 - 7 7 5-7 ]. The detector unit is shown schematically in Fig. 1 Fig. 1 , where four or eight detectors, with equal distance and the beam centered, are located around the vacuum chamber [ 8 8 , 9 9 ]. Under the circumstances of four detectors (A–D), the average voltage induced is determined by Eq. (1), where, d is the electrode diameter; R is the load resistance; <math id="M1"><mrow><msub><mrow><mover accent="true"><mi>I</mi><mo stretchy="true">¯</mo></mover></mrow><mi>c</mi></msub></mrow></math> is the average current; a is the vacuum chamber radius; e is the elementary charge; σ z is the bunch length; f is the repetition frequency; ( x, y ) is the beam position; and δ, θ and F ( δ, θ ) are defined in Eqs. (2), (3), and (4), respectively. [ 10 10 ]. <math display="block" id="M2"><mrow><msub><mi>V</mi><mrow><mi>A</mi><mo>,</mo><mi>B</mi><mo>,</mo><mi>C</mi><mo>,</mo><mi>D</mi></mrow></msub><mo>≈</mo><mfrac><mrow><msup><mi>d</mi><mn>2</mn></msup><mi>R</mi><mover accent="true"><mi>I</mi><mo>¯</mo></mover><mi>c</mi><mi>F</mi><mo stretchy="false">(</mo><mi>δ</mi><mo>,</mo><msub><mi>θ</mi><mrow><mi>A</mi><mo>,</mo><mi>B</mi><mo>,</mo><mi>C</mi><mo>,</mo><mi>D</mi></mrow></msub><mo stretchy="false">)</mo></mrow><mrow><mn>8</mn><mi>a</mi><msqrt><mrow><mn>2</mn><mi>π</mi><mi>e</mi></mrow></msqrt><msubsup><mi>σ</mi><mi>z</mi><mn>2</mn></msubsup><mi>f</mi></mrow></mfrac></mrow></math> <math display="block" id="M3"><mrow><mi>δ</mi><mo>=</mo><msqrt><mrow><msup><mi>x</mi><mn>2</mn></msup><mo>+</mo><msup><mi>y</mi><mn>2</mn></msup></mrow></msqrt></mrow></math> <math display="block" id="M4"><mrow><msub><mi>θ</mi><mrow><mi>A</mi><mo>,</mo><mi>B</mi><mo>,</mo><mi>C</mi><mo>,</mo><mi>D</mi></mrow></msub><mo>=</mo><mi>n</mi><mfrac><mi>π</mi><mn>4</mn></mfrac><mo>−</mo><mi>t</mi><mi>a</mi><msup><mi>n</mi><mrow><mo>-</mo><mn>1</mn></mrow></msup><mo stretchy="false">(</mo><mfrac><mi>y</mi><mi>x</mi></mfrac><mo stretchy="false">)</mo></mrow></math> <math display="block" id="M5"><mrow><mi>F</mi><mtext>(</mtext><mi>δ</mi><mo>,</mo><mi>θ</mi><mtext>)</mtext><mo>=</mo><mfrac><mrow><msup><mi>a</mi><mn>2</mn></msup><mo>−</mo><msup><mi>δ</mi><mn>2</mn></msup></mrow><mrow><msup><mi>a</mi><mn>2</mn></msup><mo>+</mo><msup><mi>δ</mi><mn>2</mn></msup><mo>−</mo><mn>2</mn><mi>a</mi><mi>δ</mi><mi>c</mi><mi>o</mi><mi>s</mi><mi>θ</mi></mrow></mfrac></mrow></math> Excessive number of parameters would lead to complexity in calculation. Thus, we propose a simplified calculation model of normalized voltages. Eqs. (5) and (6) are the definitions of the normalized electrode signals. <math display="block" id="M6"><mrow><mi>U</mi><mo>=</mo><mrow><mrow><mrow><mo>[</mo><mrow><mo stretchy="false">(</mo><msub><mi>V</mi><mi>B</mi></msub><mo>+</mo><msub><mi>V</mi><mi>C</mi></msub><mo stretchy="false">)</mo><mo>−</mo><mo stretchy="false">(</mo><msub><mi>V</mi><mi>A</mi></msub><mo>+</mo><msub><mi>V</mi><mi>D</mi></msub><mo stretchy="false">)</mo></mrow><mo>]</mo></mrow></mrow><mo>/</mo><mrow><mrow><mo>(</mo><mrow><msub><mi>V</mi><mi>A</mi></msub><mo>+</mo><msub><mi>V</mi><mi>B</mi></msub><mo>+</mo><msub><mi>V</mi><mi>C</mi></msub><mo>+</mo><msub><mi>V</mi><mi>D</mi></msub></mrow><mo>)</mo></mrow></mrow></mrow></mrow></math> <math display="block" id="M7"><mrow><mi>V</mi><mo>=</mo><mrow><mrow><mrow><mo>[</mo><mrow><mo stretchy="false">(</mo><msub><mi>V</mi><mi>A</mi></msub><mo>+</mo><msub><mi>V</mi><mi>B</mi></msub><mo stretchy="false">)</mo><mo>−</mo><mo stretchy="false">(</mo><msub><mi>V</mi><mi>C</mi></msub><mo>+</mo><msub><mi>V</mi><mi>D</mi></msub><mo stretchy="false">)</mo></mrow><mo>]</mo></mrow></mrow><mo>/</mo><mrow><mrow><mo>(</mo><mrow><msub><mi>V</mi><mi>A</mi></msub><mo>+</mo><msub><mi>V</mi><mi>B</mi></msub><mo>+</mo><msub><mi>V</mi><mi>C</mi></msub><mo>+</mo><msub><mi>V</mi><mi>D</mi></msub></mrow><mo>)</mo></mrow></mrow></mrow></mrow></math> With U and V , Eqs. (7) and (8) are expressions for the value of beam position (x, y) . <math display="block" id="M8"><mrow><mi>x</mi><mo>=</mo><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi>i</mi><mo>=</mo><mn>0</mn></mrow><mi>k</mi></munderover><mrow><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi>j</mi><mo>=</mo><mn>0</mn></mrow><mi>i</mi></munderover><mrow><msub><mi>A</mi><mrow><mi>i</mi><mo>-</mo><mi>j</mi><mo>,</mo><mi>j</mi></mrow></msub><msup><mi>U</mi><mrow><mi>i</mi><mo>−</mo><mi>j</mi></mrow></msup><msup><mi>V</mi><mi>j</mi></msup></mrow></mstyle></mrow></mstyle></mrow></math> <math display="block" id="M9"><mrow><mi>y</mi><mo>=</mo><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi>i</mi><mo>=</mo><mn>0</mn></mrow><mi>k</mi></munderover><mrow><mstyle displaystyle="true"><munderover><mo>∑</mo><mrow><mi>j</mi><mo>=</mo><mn>0</mn></mrow><mi>i</mi></munderover><mrow><msub><mi>B</mi><mrow><mi>i</mi><mo>-</mo><mi>j</mi><mo>,</mo><mi>j</mi></mrow></msub><msup><mi>U</mi><mrow><mi>i</mi><mo>−</mo><mi>j</mi></mrow></msup><msup><mi>V</mi><mi>j</mi></msup></mrow></mstyle></mrow></mstyle></mrow></math> Dragon-I produces high-speed single pulse beam, and the ADAS shall be able to measure the high-speed signals. In practical operation, long-distance transmission usually causes analog signal distortion, which affects negatively on beam monitoring. In multi-channel operations, the electronic systems need a synchronous trigger with high accuracy for channel alignment. To solve these problems, the ADAS shall possess functions of multi-channel high-speed sampling, high accuracy trigger, and customizable data processing. The key requirements of ADAS are as follows: • High integration, 32 acquisition channels; • 1 Gsps sampling rates, signal bandwidth ≥ 100 MHz; • ENOB ≥ 7 bit @ 100 MHz; • Digital compensation function; • Low DC drift, low gain error, self-calibration; • Multi-channel trigger, trigger accuracy, i.e., root mean square (RMS) < 500 ps; • Automatic operation, automatic storage, and real-time data processing. 2 Realization of the ADAS 1 2.1 System structure 2 Figure 2 Figure 2 shows the architecture of ADAS [ 11 11 ]. It consists of four data acquisition plugins, one VXI crate with its controller, and one host computer. The plugins are responsible for data acquisition and processing. Each plugin has eight acquisition channels that offer 8-bit 1 Gsps sampling. The VXI crate provides sufficient space and power supply for over 32 channels. The host computer is responsible for controlling, data receiving and displaying for the entire system, and an IEEE 1394 cable is applied to transmit data between the VXI crate and the host computer. 2.2 Hardware design 2 The VXI-based instrument is primarily in charge of signal acquisition and processing [ 12 12 ]. Fig. 3 Fig. 3 shows architecture of the plugin. It consists of eight analog-front-ends (AFEs), four analog-to-digital converters (ADCs), two field-programmable gate arrays (FPGAs), the power supply unit, and a clock generator. The function of the VXI bus is to transmit data from the plugin to the host. The AFE focuses on receiving and conditioning the input signals [ 13 13 ]. Since the detectors are located in high-frequency electromagnetic interference (EMI) environment, a five-step LC anti-alias filter (AAF) is needed in front of the ADC. It can block high-frequency noise and limit the pass band at DC-125 MHz to increase signal-to-noise ratio (SNR). Signals from Dragon-I detectors are of variable dynamic ranges, so the AFE gain should be adjustable to match dynamic range of the ADC input. Based on resistance adjustment, traditional method of gain control fails to meet the requirements of high integration and automation, and a fixed-gain amplifier cooperating with a digital step attenuator (DSA) is used for digital control. The gain parameters can be adjusted by regulating attenuation ratio of the DSA through VXI bus. Taking advantage of the high performance DSA, the AFE gain ranges from −21.5 dB to +10 dB in 0.25 dB steps. Calibration of the AFE is always necessary, since the AFE would introduce gain error and DC offset, hence the decrease of accuracy. Automatic AFE calibration based on FPGA and ADC is used, rather than traditional manual calibration. As the input bias and the ADC gain are adjustable, the AFE input is first connected to the ground so that the AFE input bias can be removed through adjusting the ADC input bias. Next, a stable reference voltage is used as the AFE input and by regulating the ADC gain, and the AFE gain can be modified. The self-calibration process carries on automatically right after the system is powered on. Meanwhile, manual recalibration is available if necessary. As function core of the VXI plugin, the two FPGAs are responsible for data receiving and processing, and control of slave devices as well [ 14 14 , 15 15 ]. Fig. 4 Fig. 4 shows the architecture of inner logic of the FPGAs. The serializer/deserializer (serdes) and data acquisition units receive data from the ADCs, while the data processing unit accomplishes signal analysis. Other units are responsible for system communication, coordinated control, and operation support. 2.3 Data acquisition and processing 2 To achieve high SNR sampling, a clock with extremely low aperture jitter ( t j ) is needed. Eq.(9) is the definition of SNR [ 16 16 ]. <math display="block" id="M10"><mrow><mi>S</mi><mi>N</mi><mi>R</mi><mo>=</mo><mn>2</mn><mn>0</mn><mi>l</mi><mi>g</mi><mo stretchy="false">[</mo><mfrac><mn>1</mn><mrow><mn>2</mn><mi>π</mi><mi>f</mi><msub><mi>t</mi><mi>j</mi></msub></mrow></mfrac><mo stretchy="false">]</mo></mrow></math> As the jitter of sampling clock of this system must be less than 5 ps, the clock chip of LMK04821 is adopted to provide a 1 GHz synchronous sampling clock for ADCs with clock output jitter less than 300 fs. ADC08D1000, an 8-bit 1 Gsps ADC is used for analog signal sampling. It has a 1: 2 demultiplexer that deserializes the 8-bit 1 GHz data stream into a 16-bit 500 MHz data stream, exporting the data stream via a low-voltage differential signaling (LVDS) bus. In the FPGA, the serdes unit deserializes the 16-bit 500 MHz high-speed data stream into 64-bit 125 Mbps low-speed data stream, which is then written into ring storage, where a section of the latest data can be captured and stored when triggered. Next, the processing module performs real-time analysis to obtain characteristic parameters of the signals, including amplitude peak, pulse width, rising and falling time, and average voltage of a specified region. Finally, the plugins upload both the raw data and the analysis results to the host. The ADAS is located considerably far away from the detector, connected by tens or hundreds of meters of coaxial cables, making signal distortion a common issue during high-speed pulse transmission. Therefore, digital compensation in FPGA achieves raw signal reconstruction. In general, skin effects of cables under high frequency causes signal attenuation and the insulating medium causes high-frequency loss, as described in Eqs. (10) and (11), respectively, where f is signal frequency, E and F are coefficients determined by the cable material and structure, d is the diameter of the conductor, ε is the relative dielectric constant, D is the insulation diameter, and δ is the dielectric loss angle [ 17 17 ]. <math display="block" id="M11"><mrow><msub><mi>a</mi><mi>r</mi></msub><mo>=</mo><mn>2.6</mn><mo>×</mo><msup><mrow><mn>10</mn></mrow><mrow><mo>−</mo><mn>3</mn></mrow></msup><msqrt><mi>ε</mi></msqrt><mo stretchy="false">(</mo><mfrac><mi>E</mi><mtext>d</mtext></mfrac><mo>+</mo><mfrac><mi>F</mi><mi>D</mi></mfrac><mo stretchy="false">)</mo><mfrac><mn>1</mn><mrow><mi>lg</mi><mo stretchy="false">(</mo><mi>D</mi><mtext>/</mtext><mi>d</mi><mo stretchy="false">)</mo></mrow></mfrac><msqrt><mi>f</mi></msqrt></mrow></math> <math display="block" id="M12"><mrow><msub><mi>a</mi><mi>G</mi></msub><mo>=</mo><mn>9.1</mn><mo>×</mo><msup><mrow><mn>10</mn></mrow><mrow><mo>−</mo><mn>5</mn></mrow></msup><mi>f</mi><msqrt><mi>ε</mi></msqrt><mi>tan</mi><mi>δ</mi></mrow></math> Considering the influence of DC resistance, the attenuation expression a ( f ) can be simplified as Eq. (12). <math display="block" id="M13"><mrow><mi>a</mi><mo stretchy="false">(</mo><mi>f</mi><mo stretchy="false">)</mo><mo>=</mo><mi>C</mi><mo>+</mo><mi>B</mi><msqrt><mi>f</mi></msqrt><mo>+</mo><mi>A</mi><mi>f</mi></mrow></math> Eq. (12) indicates the relationship between signal frequency and signal attenuation ratio through cables. With a digital sweeper, the frequency spectrum of the signals through each coaxial cable can be measured, and the coefficients of A , B and C can be calculated using least square method (LSM). When capturing the valid signal, the data processing unit obtains its discrete frequency spectrum using fast Fourier transform (FFT), and then modifies the spectrum using Eq. (12). Finally, the unit reconstructs raw signal through the inverse fast Fourier transform. 2.4 Realization of the trigger unit 2 The trigger unit determines the initial time of signal acquisition, playing a key role in data alignment. As the external trigger signal arrives randomly, a 16 ns jitter can occur between any two channels since the inner clock of the FPGA is up to 125 MHz. To reduce jitter between channels, high accuracy trigger position should be determined. For this purpose, two time-to-digital converters (TDCs) [ 18 18 - 21 21 18-21 ] are used to obtain time measuring capability using the FPGA’s logic resources. As excessively short measuring time leads to low accuracy, the TDC measures the time interval between rising edges of the trigger and the next third rising edges of data clock (DCLK) to locate trigger position. However, the TDC will miss recording the rising edges if the time interval between the rising edges of the trigger and the nearest DCLK is less than 110 ps, leading to inaccurate calculation. Therefore, once receiving a trigger, the FPGA shall produce a 1250 ps delayed signal called Trigger _d through the IO delay primitive. The correct measured time is then calculated by analyzing the results of the measurements, t and t d , as illustrated in Fig. 5 Fig. 5 . There are three cases worth considering, each of which is described below. (1) If t − t d is approximately 1250 ps, neither of the TDCs miss recording a rising edge; t is the measured time T . (2) If t − t d is approximately −2750 ps, TDC_A does not miss recording a rising edge; t is the measured time T . (3) If t − t d is approximately 5250 ps, TDC_B does not miss recording a rising edge; t d +1250 ps is the measured time T . Suppose the ADC sampling rate is 1 Gsps, the ADC’s output data are highly synchronous with the DCLK. Thus, suppose that the pre-trigger number is N , the calculated trigger position is ( N +12− T ) ns. When a plugin receives a trigger signal, it simultaneously broadcasts the signal to the rest of the plugins via the VXI backplane with an emitter-coupled logic (ECL) signal. Since the broadcast signal and clock synchronization pulse use the same transmission path, the time delay caused by different transmission distances cancels each other out. Through this method, the trigger position in the dataflow of every plugin is definite, thus realizing high-accuracy trigger across plugins. 2.5 Software design 2 The software is in charge of system initialization, data receiving and waveform displaying. Fig. 6 Fig. 6 is its workflow. In system initialization, the software sends operation parameters according to the detector’s type and working conditions. It also specifies a plugin that is responsible for external trigger signal receiving. Next, the software commands the specific plugin to send a clock synchronization pulse via the ECL line to synchronize other plugins. On receiving an interrupt, the system reads data from the plugin and stores them on the computer’s hard drive. The host displays the signal waveforms on the monitor. In addition, the software provides an API for other programs to obtain data for further processing. 3 Test results 1 3.1 System performance test 2 For bandwidth test, we used a Fluke 9500B oscilloscope calibration workstation to generate fixed-amplitude sine waves with variable frequencies as input signal. Results showed the bandwidth of the 32 channels ranging from 117 to 132 MHz. For gain error test, we used an AFG3102C arbitrary function generator to generate linear sweep signal V s (−4.75 to +4.75 V, 100 kHz). Then the plugin measured the voltage and calculated the gain error by linear fit the measured data. The results indicated that the maximum gain error of each channel was less than 0.75%. For ENOB performance test, we generated three sine waves of different frequencies using the Fluke 9500B as analog inputs (9.971 MHz with a 20-MHz low-pass filter, 59.971 MHz with a 100-MHz low-pass filter, and 99.971 MHz with a 200-MHz low-pass filter separately; 9.5 V in amplitude). The ADAS sampled the analog signals and calculated the ENOB. Test results showed that ENOB was always greater than 7.05 bits under the three conditions. Finally, to test accuracy of the trigger, we used a pulse signal synchronized with the DCLK as trigger input, with repetitive measurement over 1000 times. Test results showed that the RMS accuracy of the trigger was 107 ps. 3.2 Field test 2 We operated the ADAS on the Dragon-I monitor system. Fig. 7 Fig. 7 shows the reconstruction effect report. The power splitter divided the detector output into two signals: the green one, which was sent to the ADAS through a short cable; and the red one, which was transmitted through an 85 m cable; with its reconstructed waveform being shown in blue. Analysis results showed great consistency between the reconstructed signal and the original one, with flat-topped average amplitude error of < 1.6% and pulse width error of < 2 ns. Fig. 8 Fig. 8 is a screenshot of the ADAS software during the field test, reflecting the V-t transients of eight types of detected signals with a time base of 50 ns. Among all of the sampled signals, the fastest signal rising edge was 7 ns (see the enlarged section), suggesting that the system is competent in precise signal acquisition with a signal rising edge less than 10 ns. 4 Conclusion 1 We have developed the extensible high-speed ADAS. Owing to the calibration of the AFE and TDC-based trigger module, the ENOB of the plugin is greater than 7.05 bits and the RMS of the trigger accuracy is better than 107 ps. The data acquisition, control, and trigger algorithms are realized in the FPGAs, by which real-time data acquisition is guaranteed. During long-term operation of the Dragon-I accelerator, performance of the ADAS indicates that it has achieved the anticipated goals of high integration, high automation, and high reliability in data acquisition. The ADAS has potential applications on other large physical experiment facilities, without changing the circuit structure. References J. E. Leiss , Induction Linear Accelerators and Their Applications . IEEE Trans. Nucl. Sci . 3 , 3869 - 3876 ( 1979 ). doi: 10.1109/TNS.1979.4330636 http://doi.org/10.1109/TNS.1979.4330636 Induction Linear Accelerators and Their Applications J. Cao , R. Xiao , N. Chen , et al ., Spectral reconstruction of the flash X-ray generated by Dragon-I LIA based on transmission measurements . Nucl. Sci. Tech . 26 , 040403 ( 2015 ). doi: 10.13538/j.1001-8042/nst.26.040403 http://doi.org/10.13538/j.1001-8042/nst.26.040403 Spectral reconstruction of the flash X-ray generated by Dragon-I LIA based on transmission measurements H. Yu , J. Zhu , N. Chen , et al ., Measurements and effects of backstreaming ions produced at bremsstrahlung converter target in Dragon-I linear induction accelerator . Rev. Sci. Instrum . 81 , 043302 ( 2010 ). doi: 10.1063/1.3379132 http://doi.org/10.1063/1.3379132 Measurements and effects of backstreaming ions produced at bremsstrahlung converter target in Dragon-I linear induction accelerator K.Z. Zhang , L. Wen , H. Li , et al ., Dragon-I injector based on the induction voltage adder technique . Phys. Rev. Spec. TOP-AC 9 , 080401 ( 2006 ). doi: 10.1103/PhysRevSTAB.9.080401 http://doi.org/10.1103/PhysRevSTAB.9.080401 Dragon-I injector based on the induction voltage adder technique X. He , J. Pang , Q. Li , et al ., Simulations of axial B-dot monitors inside a groove in the beam pipe . Nucl. Instrum. Meth. A 729 , 14 - 18 ( 2013 ). doi: 10.1016/j.nima.2013.06.092 http://doi.org/10.1016/j.nima.2013.06.092 Simulations of axial B-dot monitors inside a groove in the beam pipe Q. Luo , B.G. Sun , Q.K. Jia , et al ., Design and cold test of S-BAND cavity BPM for HLS . Sci. China Phys. Mech . 54 , 292 - 295 ( 2011 ). doi: 10.1007/s11433-011-4555-y http://doi.org/10.1007/s11433-011-4555-y Design and cold test of S-BAND cavity BPM for HLS B.E. Carlsten , Deconvolving long-pulse electron-beam centroid data from resistive wall-current monitors . Rev. Sci. Instrum . 73 , 3772 - 3777 ( 2002 ). doi: 10.1063/1.1515763 http://doi.org/10.1063/1.1515763 Deconvolving long-pulse electron-beam centroid data from resistive wall-current monitors L. Qin , L. Hong , C. Nan , et al ., B-dot monitor for intense electron beam measurement . High Power Laser and Particle Beams 9 , 025 ( 2009 ). (in Chinese) B-dot monitor for intense electron beam measurement L. Zhao , X. Gao , X. Hu , et al ., Beam Position and Phase Measurement System for the Proton Accelerator in ADS . IEEE Trans. Nucl. Sci . 61 , 538 - 545 ( 2014 ). doi: 10.1109/TNS.2013.2291779 http://doi.org/10.1109/TNS.2013.2291779 Beam Position and Phase Measurement System for the Proton Accelerator in ADS T. Shintake , M. Tejima , H. Ishii , et al ., Sensitivity calculation of beam position monitor using boundary element method . Nucl. Instrum. Meth. A 254 , 146 - 150 ( 1987 ). doi: 10.1016/0168-9002(87)90496-7 http://doi.org/10.1016/0168-9002(87)90496-7 Sensitivity calculation of beam position monitor using boundary element method J. Gál , G. Hegyesi , J. Molnár , et al ., The VXI electronics of the DIAMANT particle detector array . Nucl. Instrum. Meth. A 516 , 502 - 510 ( 2004 ). doi: 10.1016/jnima.2003.08.158 http://doi.org/10.1016/jnima.2003.08.158 The VXI electronics of the DIAMANT particle detector array P. Wang , R.Y. Zhang , Y.Y. Yan , et al ., An acquisition system of digital nuclear signal processing for the algorithm development . Nucl. Sci. Tech . 24 , 60408 - 060408 ( 2013 ). doi: 10.13538/j.1001-8042/nst.2013.06.012 http://doi.org/10.13538/j.1001-8042/nst.2013.06.012 An acquisition system of digital nuclear signal processing for the algorithm development S. Ivanenko , A. Khilchenko , E. Puryga , et al ., Prototype of Fast Data Acquisition Systems for ITER Divertor Thomson Scattering Diagnostic . IEEE Trans. Nucl. Sci . 62 , 1181 - 1186 ( 2015 ). doi: 10.1109/TNS.2015.2428195 http://doi.org/10.1109/TNS.2015.2428195 Prototype of Fast Data Acquisition Systems for ITER Divertor Thomson Scattering Diagnostic S.P. Li , X.F. Xu , H.R. Cao , et al ., A real-time n/γ digital pulse shape discriminator based on FPGA . Appl. Radiat. Isotopes 72 , 30 - 34 ( 2013 ). doi: 10.1016/j.apradiso.2012.10.004 http://doi.org/10.1016/j.apradiso.2012.10.004 A real-time n/γ digital pulse shape discriminator based on FPGA J.H. Zhang , Y.Y. Wang , G.Y. Nan , et al ., Trigger signal pre-processing in nuclear physics experiment data acquisition systems . High Power Laser and Particle Beams 24 , 2727 - 2730 ( 2012 ). doi: 10.3788/HPLPB20122411.2727 http://doi.org/10.3788/HPLPB20122411.2727 Trigger signal pre-processing in nuclear physics experiment data acquisition systems M. Shinagawa , Y. Akazawa , T. Wakimoto . Jitter analysis of high-speed sampling systems . IEEE J. SOLID-ST. Circ . 25 , 220 - 224 ( 1990 ). doi: 10.1109/4.50307 http://doi.org/10.1109/4.50307 Jitter analysis of high-speed sampling systems Y. Zhang . Factors affecting attenuation of RF coaxial cables . Electric wire and cable 6 , 13 - 15 ( 2008 ). (in Chinese) Factors affecting attenuation of RF coaxial cables J. Song , Q. An , S.B. Liu . High-Resolution Time-to-Digital Converter Implemented in Field-Programmable-Gate-Arrays . IEEE Trans. Nucl. Sci . 53 , 236 - 241 ( 2006 ). doi: 10.1109/TNS.2006.869820 http://doi.org/10.1109/TNS.2006.869820 High-Resolution Time-to-Digital Converter Implemented in Field-Programmable-Gate-Arrays X.J. Hao , S.B. Liu , L. Zhao , et al ., A digitalizing board for the prototype array of LHAASO WCDA . Nucl. Sci. Tech . 22 , 178 - 184 ( 2011 ). doi: 10.13538/j.1001-8042/nst.22.178-184 http://doi.org/10.13538/j.1001-8042/nst.22.178-184 A digitalizing board for the prototype array of LHAASO WCDA L. Dong , J.F. Yang , K.Z. Song . Carry-chain propagation delay impacts on resolution of FPGA-based TDC . Nucl. Sci. Tech . 25 , 030401 - 030401 ( 2014 ). doi: 10.13538/j.1001-8042/nst.25.030401 http://doi.org/10.13538/j.1001-8042/nst.25.030401 Carry-chain propagation delay impacts on resolution of FPGA-based TDC T. Suwada , F. Miyahara , K. Furukawa , et al ., Wide dynamic range FPGA-based TDC for monitoring a trigger timing distribution system in linear accelerators . Nucl. Instrum. Meth. A 786 , 83 - 90 ( 2015 ). doi: 10.1016/j.nima.2015.03.019 http://doi.org/10.1016/j.nima.2015.03.019 Wide dynamic range FPGA-based TDC for monitoring a trigger timing distribution system in linear accelerators 10.1007/s41365-017-0182-2 This work was supported by the National Natural Science Foundation of China (No. 11375195) and the National Magnetic Confinement Fusion Science Program of China (No. 2013GB104003). 2016-01-13 2016-04-29 2016-05-01 2017-02-03 2017-03-01 2021-04-11 © China Science Publishing & Media Ltd. (Science Press), Shanghai Institute of Applied Physics, the Chinese Academy of Sciences, ChineseNuclear Society and Springer Nature Singapore Pte Ltd. 2017 This is a post-peer-review, pre-copyedit version of an article published in Nuclear Science and Techniques. The final authenticated version is available online at: http://dx.doi.org/10.1007/s41365-017-0182-2 http://dx.doi.org/10.1007/s41365-017-0182-2 . 2017 Nuclear Science and Techniques 03 28