A digitalizing board for the prototype array of LHAASO WCDA

NUCLEAR ELECTRONICS AND INSTRUMENTATION

A digitalizing board for the prototype array of LHAASO WCDA

HAO Xinjun，

LIU Shubin，

ZHAO Lei，

AN Qi

Nuclear Science and Techniques

Vol.22, No.3

pp.178-184

Published in print 20 Jun 2011

DOI：10.13538/j.1001-8042/nst.22.178-184

31300

In this paper, a digitalizing board for readout of PMT signals in the prototype array of WCDA (water Cerenkov detector array) for LHAASO (Large high altitude air shower observatory) is designed. The prototype array is composed of 9 PMTs, including the pulse time and charge measurement from the PMTs, and clock generation and trigger decision. In the digitalizing board, FPGA reconfiguration and data readout via VME bus are implemented. Test results show that the performances meet well with the requirements of readout electronics. It has been installed in Yangbajing and tests with the prototype array and DAQ is ongoing.

PMTTime measurementCharge measurementFPGA reconfigurationVME bus

References

[1]

CAO Z.

A future project at Tibet: the large high altitude air shower observatory (LHAASO)

, 31st International Cosmic Ray Conference proceeding, 2009.

Baidu Scholar

Google Scholar

[2]

He H H.

LHAASO project: detector design and prototype

, 31st International Cosmic Ray Conference proceeding, 2009.

Baidu Scholar

Google Scholar

[3]

Song J, An Q, Liu S B. IEEE Trans Nucl Sci, 2006, 53: 236-241.

[4]

Wang J H, Liu S B, Shen Q, et al. IEEE Trans Nucl Sci, 2010, 57: 446-450.

[5]

Lin M C, Tsai G R, Liu C Y, et al. FPGA-Based High Area Efficient Time-To-Digital IP Design. IEEE Tencon, 2006, 14-17.

[6]

Virtex-4 FPGA Data Sheet: DC and Switching Characteristics, DS302 (V3.7), 2009, 37-39, Xilinx Inc.

[7]

Virtex-4 FPGA User Guide, UG070 (V2.5), 2008, 55-57, Xilinx Inc.

[8]

M12+ GPS Receiver User’s Guide, 2004, P21, Motorola, Inc.

[9]

Li Q J, Wang Z, Chang J F, et al. IEEE Nucl Sci Symp Conf Rec, 2009, N25−240.

[10]

Virtex-4 FPGA Configuration User Guide, UG071 (V1.11), 2009, 27-30, Xilinx Inc.

[11]

Wu J Y, Sten H, Shi Z H. IEEE Nucl Sci Symp Conf Rec, 2007, N15−3.

[12]

Doernberg J, Lee H S, Hodges D A. IEEE J Solid State Circuits, 1984, SC-19: 820-827.