logo

Particle detector readout integrated circuit of 0.18 μm technology with 164 e equivalent noise charge

NUCLEAR ELECTRONICS AND INSTRUMENTATION

Particle detector readout integrated circuit of 0.18 μm technology with 164 e equivalent noise charge

LI Xiangyu
LIU Haifeng
ZHANG Qi
SUN Yihe
Nuclear Science and TechniquesVol.22, No.6pp.358-365Published in print 20 Dec 2011
33600

Integrated circuits of deep submicron (DSM) CMOS technology are advantageous in volume density, power consumption and thermal noise for multichannel particle detection systems, but there are challenges in the front-end circuit design. In this paper, we present a 0.18 μm CMOS front-end readout circuit for low noise CdZnTe detectors in tens of pF capacitance. Solutions to the noise and gate leak problems in DSM technologies are discussed in detail. A prototype chip was designed, with a charge sensitive preamplifier, a 4th order semi-Gaussian shaper and several output drivers. Test results show that the chip has an equivalent noise charge of 164 e, without connecting it to a detector, with an integral nonlinearity of <0.21% and differential nonlinearity of < 3.75%.

Particle detectorReadout circuitASICLow noiseDeep submicron
References
[1] Grybos P, Idzik M.

Noise optimization of charge amplifier with MOS input transistor working in moderate inversion region

. IEEE Nuclear Science Symposium Conference Record, Puerto rico, 2005, 960-964.
Baidu ScholarGoogle Scholar
[2] De Geronimo G, O’Connor P. IEEE Trans Nucl Sci, 2005, 52: 3223-3232.
[3] De Geronimo G, O’Connor P, Anand K, et al. Proc SPIE Int Soc Opt Eng, 2003, 105-118.
[4] Luciano Musa, “

CERN participation to EUDET for TPC electronics

”.http://cern-edudet.web.cern.ch/cern-eudet/JRA2/EUDET_Apr07_Musa.pdf
Baidu ScholarGoogle Scholar
[5] O’Connor P, De Geronimo G. Nucl Instrum Meth A, 2002, 480: 713-725.
[6] Sansen W, Chang Z Y. IEEE Trans. Circuits Syst, 1990, 37: 1375-1382.
[7] De Geronimo G, O’Connor P. IEEE Trans Nucl Sci, 2005, 52: 3223-3232.
[8] Grybos P, Idzik M.

Noise optimization of charge amplifier with MOS input transistor working in moderate inversion region

. IEEE Nuclear Science Symposium/Medical Imaging Conference, Fajardo, 2005, 23-29.
Baidu ScholarGoogle Scholar
[9] De Geronimo G, O'Connor P, Grosholz J. IEEE Trans Nucl Sci, 2000, 47: 1857-1867.
[10] Gramegna G, Oconnor P, Rehak P et al. Nucl Instrum Meth A, 1997, 390: 241-250.
[11] T Z Oo K, Mandelli E, W Moses W. IEEE Trans Nucl Sci, 2007, 54: 444-453.
[12] De Geronimo G, Fried J, O'Connor P et al. IEEE Trans Nucl Sci, 2004, 51: 1312-1317.
[13] Zhang Q, Li X Y, Sun Y H. J Tsinghua Univ (Sci & Tech), 2010, 50: 1776-1780. (in Chinese)
[14] Zhang Y C, Chen Z J, Lu W G et al. Chin J Semiconduct, 2007, 28: 182-188.
[15] Zhang M M, Chen Z J, Zhang Y C et al. Nucl Sci & Tech, 2010, 10: 44-48.