1 Introduction
MCA, a basic instrument in nuclear electronics, is extensively applied in nuclear measurements [1-2], and it has been in continuous development [3,4], including various data processing and data transmission codes, and various types of devices, such as data processors based on field programmable gate array (FPGA)[5,6], complex programmable logic device (CPLD)[7], advanced RISC machines (ARM)[8,9], and digital signal processors (DSP)[10], data transmission systems based on Universal Serial Bus (USB)[11], Ethernet network[12] and Direct Memory Access (DMA) transmission[13], as well as the controlling software based on the Linux[14] or Windows[15] platform.
However, a conventional MCA [16-17] has a major limitation. It cannot implement continuous measurement to obtain time-related energy spectral variation tendency. In this paper, we propose a time-sharing multi-channel pulse amplitude analyzer (TSMCA) utilizing DPRAM (dual port random access memory) to implement the time-sharing measurement. By using successive approximation register ADC (SAR ADC), the good property of differential non-linearity (DNL) and integrated non-linearity (INL) are preserved.
2 Principle of scheme
2.1. Peak-holding circuit (PHC)
Fig. 1 shows schematically the peak-holding circuit (PHC). It mainly consists of a voltage amplifier U1, peak detector diode D1, feedback resistor R1, holding capacitor C1 and a damping resistor R2. U1 amplifies the difference between the input and output voltages (Vin and Vout). If Vout is less than Vin, C1 is charged by Vout through D1; if Vout is greater than Vin, D1 is cut off and the voltage of C1 remains unchanged. Analog switch SW1 is used for controlling whether the input signal is allowed to enter into the next level circuit or not. U3 receives “discharge” signal from MC, then Q1 provides a discharge path for C1. R3 and D2 are used for the peak signal detection, and U2 is used for “ReachPeak” signal shaping.
-201704/1001-8042-28-04-014/alternativeImage/1001-8042-28-04-014-F001.jpg)
2.2. SAR ADC
ADC is an important element in an MCA. An SAR ADC is of high conversion speed, with worse DNL, though. In our design, by dropping lower bits of ADC, the SAR ADC shows a preferable DNL. To elaborate the relationship between preferable DNL and dropping bits, we take the SAR ADC (model AD7674[18], ADI company) for example. The conversion time is 1.5 μs (counting rate 666 kSPS), the resolution is 18 bits and the maximal DNL is 1.75 LSB (least significant bit). By keeping the higher 12 bits and dropping the lower 6 bits, the new minimum step size is 27 LSB, then the NEW DNL = 1.75/27 = 0.0137 LSB. After our modification, the DNL performance can be improved significantly.
2.3. DPRAM
Generally, DPRAM [19] has one storage space and two independent operation ports. In our design, we divide the storage space into two identical parts, one part and the left port are used for data acquisition and storage of current spectrum, another part and the right port are used for the storage and transmission of previous spectrum data. These two parts will be switched according to the time slice.
2.4. TSMCA
Fig. 2 shows the block diagram of our TSMCA. The PHC holds peak amplitude of input signal. The ADC converts the peak amplitude into digital bits. The DPRAM stores time-sharing spectrum data. The main controller (MC) controls ADC and the left port of DPRAM for data storage. The transfer controller (TC) obtains the time-sharing spectrum data through the right port of DPRAM, then uploads it to USB controller, while controls the switch of two storage spaces according to the time slice. The USB controller receives the instruction from PC and transmits the time-sharing spectrum data to it. The PC controls the system and processes the received data.
-201704/1001-8042-28-04-014/alternativeImage/1001-8042-28-04-014-F002.jpg)
The system procedure works as follows (taking the DPRAM with 212 bit storage space for example):
1) PC sends relative parameters to TSMCA for its initialization, the storage space of DPRAM is set at zero. After that, TC sets L_ADDR12 = 0, R_ADDR12 = 1. It means MC can store the acquisition data into low storage space, while the higher storage space is idle.
2) After TSMCA receives “start” from PC, USB controller sends “ready” to MC. Then MC sends “SW on” to PHC, which opens the analog switch to allow the signal enter into the next level circuit. The PHC holds the peak amplitude and sends it to ADC, and sends “ReachPeak” to MC. Then MC sends “Cnvst#” to ADC to start the conversion, and sends “SW off” to PHC to close the analog switch to prevent the signal from entering in. After conversion, the output digital bits of ADC are sent to the left port of DPRAM as its address information. Then MC reads the corresponding “DATA” at the address, makes NEW DATA = DATA+1 and writes the “NEW DATA” to the same address. After that, MC opens the analog switch by sending “SW on” to PHC, the system waits for next signal input.
3) When the time slice is up, TC switches the two storage space by setting L_ADDR12 = 1, R_ADDR12 = 0. The acquired data are stored in the higher-address storage space; while TC reads the stored data in the lower-address storage space, and transmits it to PC, initializes the lower-address storage space, and waits for the next time slice.
4) When the next time slice is up, TC switches the two storage space by setting L_ADDR12 =0, R_ADDR12 =1. The acquired data are stored in the lower-address storage space; while TC reads the stored data in the higher-address storage space, transmits it to PC, initializes the higher-address storage space, and waits for the next time slice.
5) Steps 3 and 4 are repeated. By switching storage spaces, current data acquisition and previous data transmission can be performed simultaneously
6) On receiving “stop” instruction from PC, the system stops data acquisition and transmission.
3 Results and Discussion
The critical IC chips are listed in Table 1. The prototype system of TSMCA we designed is shown in Fig. 3. The system performance is demonstrated in a test environment. The signal generator outputs its generated pulse to the TSMCA through a coaxial cable, and then TSMCA uploads its processed data to PC for analysis.
-201704/1001-8042-28-04-014/alternativeImage/1001-8042-28-04-014-F003.jpg)
3.1. The response characteristic of pulse amplitude
The output of signal generator is set at 3 μs of width, 20 kHz of repetition rate and 0 mV–4.0 V of adjustable pulse amplitude. The TSMCA channel address as a function of the input pulse amplitude is shown in Fig. 4, with a good linearity of y = −27.94 +1.01x. The intercept is the electronics bias, so the input signal amplitude must be greater than 27.94 mV.
-201704/1001-8042-28-04-014/alternativeImage/1001-8042-28-04-014-F004.jpg)
3.2. INL property
According to the channel address of each input pulse, we can get the array (mpi, Api), where m is the input pulse amplitude, and A is the channel address. Then the deviation between each measured point and the fitted curve is calculated as ΔApi. The INL property is determined by INL = (|ΔApi|max /Amax)×100%, with Amax=4096 and |ΔApi|max=10.79, thus INL=0.26%.
3.3. DNL test
The signal generator is a slip pulse generator, which outputs rectangular pulse sequence with variable amplitude, frequency and pulse width. In a slip cycle, the amplitude increases linearly from zero to maximum value, and then reduced linearly from the maximum value to zero. In this test, the slip pulse generator outputs 0 mV−4.16 V pulses of 2.8-μs width, 100-kHz repetition rate, and 25-s triangular-wave modulation period. Record the time-sharing spectrum data, and stop the test when the accumulated count of each channel reaches 1 100 000. The counts as a function of channel address of TSMCA are shown in Fig. 5. The counts are uniform and smooth for channel addresses of 200–4095, but the DNL value worsens at lower channel addresses, due to the poor linearity of PHC in the small signal region.
-201704/1001-8042-28-04-014/alternativeImage/1001-8042-28-04-014-F005.jpg)
The counts of channel addresses of over 200 are picked out for analyzing DNL performance, with a proportion of 95% in the total channel address. DNL is calculated by DNL = (|Ni−Nmean|max / Nmean)×100%, where Ni is the count of each channel address, Nmean is the average count of total channel address. The DNL distribution of Channels 200–4095 is shown in Fig. 6. With a maximal DNL of 1.41%, the DNL performance is good.
-201704/1001-8042-28-04-014/alternativeImage/1001-8042-28-04-014-F006.jpg)
3.4. Energy resolution
The output of signal generator is set at 3-μs width, 100-kHz repetition rate and 3.2-V pulse amplitude. The counts in corresponding channel address are shown in Fig. 7. The channel address indicates the energy information. The FWHM of the peak is just 1 channel, showing good energy spectrum resolution of the TSMCA.
-201704/1001-8042-28-04-014/alternativeImage/1001-8042-28-04-014-F007.jpg)
3.5. Time-sharing energy spectrum
The output of signal generator is set at 3-μs width, 20-kHz repetition rate and 3.2-V pulse amplitude, and TSMCA works in time-sharing mode at 1000 ms time slice and 10000 ms total test time. Record each count of time-sharing energy spectrum, the count variations show the varying tendency of energy spectrum. Since the output of signal generator is a periodic signal, the values of these counts are nearly identical.
3.6. Performance comparison
Performance of TSMCA and a conventional MCA (BH1324[22],Beijing Nuclear Instrument Factory) are shown in Table 2. It can be seen that the TSMCA has the additional function of the time-sharing measurement, while achieving similar technical performance as the conventional MCA.
I Items | II TSMCA | III BH1324 |
---|---|---|
Channel number | 4096 | 4096 |
Channel capacity | 232−1 | 224−1 |
DNL (%) | <1.5(Channel 200–4095) | ≤1.6% |
INL (%) | <0.3% | ≤0.1% |
Input signal (V) | 0.3–4.096 V | 0.1–5.5 V |
Time slice | 25 ms to 107374182.4 s, in 1 ms steps | - |
Considering future development, the TSMCA can be improved from two aspects:
1) Since the TSMCA performance is closely related to the ADC, higher counting rate can be achieved by using a higher speed ADC, and better DNL performance can be achieved by using a higher resolution ADC.
2) The time slice of TSMCA is limited by transmission time. To get shorter time slice, faster transmission media can be chosen, such as Gigabit networks, USB3.0, and Peripheral Component Interface Express (PCIE) bus.
4 Conclusion
The basic idea of a prototype TSMCA has been presented. Compared to conventional MCAs, TSMCA can achieve continuous measurement and thereby capture the energy variability with time. By separating the storage space of DPRAM, the current and previous spectrum data transitions can be performed simultaneously and independently. By comparing the time-sharing spectra, the time-related energy variation tendency can be obtained. By using SAR ADC, the good property of DNL and INL can be preserved. Test results of the prototype TSMCA show good linearity between voltage and channel address, with the INLof 0.26% and maximum DNL of 1.41%, which is very close to the theoretical value 1.37%. The energy spectrum resolution (FWHM) is just 1 channel. Our scheme of the TSMCA is feasible, and the design idea of TSMCA can be extended to other fields.
A new multichannel detection method in fast electron energy loss spectrometer
. Nucl Tech, 26(2) (2003). (in Chinese) DOI: 10.3321/j.issn:0253-3219.2003.02.017Development of the gamma-ray analysis digital filter multi-channel analyzer (GMCA)
. Nucl Instrum Meths in Phys Res Section A, 652(1): 445-449 (2011). DOI: 10.1016/j.nima.2011.02.020Research on digital multi-channel pulse height analysis techniques
. Nuclear Techniques, 28(10) (2015). (in Chinese) DOI: 10.3321/j.issn:0253-3219.2005.10.014TUKAN-an 8K pulse height analyzer and multi-channel scaler with a PCI or a USB interface
. IEEE Transactions on Nuclear Science, Volume 53,Issue1:231-235 (2006). DOI: 10.1109/TNS.2006.869819High-speed digital collection technical research of digital nuclear spectrometer based on FPGA
. Nuclear Electronics & Detection Technology, (4) (2015). (in Chinese) DOI: 10.3969/j.issn.0258-0934.2015.04.012Design of multi-channel pulse amplitude analyzer based on FPGA
. Nuclear Electronics & Detection Technology, 33(2) (2013). (in Chinese) DOI: 10.3969/j.issn.0258-0934.2013.02.025Design and realization of multi-channel analyzer based on CPLD
. Computer Engineering and Design, 26(6) (2005). (in Chinese) DOI: 10.3969/j.issn.1000-7024.2005.06.022Design of a multi-channel pulse amplitude analyzer based on CPLD + ARM
. Nuclear Electronics & Detection Technology, 32(1) (2012). (in Chinese) DOI: 10.3969/j.issn.0258-0934.2012.01.020The study of a new-mode embedded multi-channel pulse amplitude analyzer
. Computerized Tomography Theory and Applications, 24(1) (2015). (in Chinese) DOI: 10.15953/j.1004-4140.2015.24.01.08Design of digital multi-channel pulse height analyzer
. Nucl Tech, 30(6) (2007). (in Chinese) DOI: 10.3321/j.issn:0253-3219.2007.06.012The interface design for the USB-based multi-channel analyzer
. Nuclear Electronics & Detection Technology, 22(4) (2002). (in Chinese) DOI: 10.3969/j.issn.0258-0934.2002.04.007The Design of Multi-channel Analyzer Based on Ethernet
. Nuclear Electronics & Detection Technology, 29(1) (2009). (in Chinese) DOI: 10.3969/j.issn.0258-0934.2009.01.009A high-speed interface for multi-channel analyzer
. Nuclear Electronics & Detection Technology. 2003, 23(1). (in Chinese) DOI: 10.3969/j.issn.0258-0934.2003.01.009Design of Multi-channel Analyzer Driver Based on Linux Operating System
. Nuclear Electronics & Detection Technology, 29(1) (2009). (in Chinese) DOI: 10.3969/j.issn.0258-0934.2009.01.044MS Windows based software development for multi-channel pulse amplitude analyzer
. Nucl Tech, 28(1) (2005). (in Chinese) DOI: 10.3321/j.issn:0253-3219.2005.01.016A novel portable multi-channel analyzer based on high-speed microcontroller
. Nuclear Electronics & Detection Technology, 25(5) (2005). (in Chinese) DOI: 10.3969/j.issn.0258-0934.2005.05.021A new ultra small battery operated portable multi-channel analyzer
. IEEE Transactions on Nuclear Science, 27(1):322-326 (2007).DOI: 10.1109/TNS.1980.433084718-bit, 2.5 LSB INL, 800 kSPS SAR ADC AD7674 datasheet
. (2009). http://www.analog.com/media/en/technical-documentation/data-sheets/AD7674.pdf3.3 V 16 K / 32 K × 36 FLEx36™ Asynchronous Dual-Port Static RAM CY7C056V datasheet
.Low-distortion high-speed voltage feedback amplifier THS4211datasheet. Sept (2009)
. http://www.ti.com/lit/ds/symlink/ths4211.pdfEZ-USB® FX2LP™ USB Microcontroller High-Speed USB Peripheral Controller CY7C68013 datasheet
.BH1324 Integrated multichannel analyzer
. http://www.bnif.com.cn/product_js.asp?nid=182